# LH28F016SU

### FEATURES

- 5 V Write/Erase Operation (5 V V<sub>PP</sub>)
  - No Requirement for DC/DC Converter to Write/Erase
- User-Selectable 3.3 V or 5 V  $V_{CC}$
- User-Configurable ×8 or ×16 Operation
- Access Times: 70/100 ns
- 0.32 MB/sec Write Transfer Rate
- 1 Million Erase Cycles per Block
- 56-Lead, 1.2 mm × 14 mm × 20 mm TSOP Package
- Revolutionary Architecture
  - Pipelined Command Execution
  - Write During Erase
  - Command Superset of SHARP LH28F008SA
- 10  $\mu$ A (MAX.) I<sub>CC</sub> in CMOS Standby
- 5 μA (MAX.) Deep Power-Down
- 32 Independently Lockable Blocks
- State-of-the-Art 0.6 μm ETOX <sup>™ 1</sup> Flash Technology

### DESCRIPTION

SHARP's LH28F016SU 16M Flash Memory is a revolutionary architecture which enables the design of truly mobile, high-performance, personal computing and communication products. With innovative capabilities, 5 V single voltage operation and very high read/write performance, the LH28F016SU is also the ideal choice for designing embedded mass storage flash memory systems.

The LH28F016SU is a very high density, highest performance non-volatile read/write solution for solid-state storage applications. Its symmetrically blocked architecture (100% compatible with the LH28F008SA 8M Flash memory), extended cycling, low power 3.3 V operation, very fast write and read performance, and selective block locking provide a highly flexible memory component suitable for high density memory cards, Resident Flash Arrays and PCMCIA-ATA Flash Drives. The LH28F016SU's dual read voltage enables the design of memory cards which can interchangeably be read/written in 3.3 V and 5.0 V systems. Its ×8/×16 architecture allows the optimization of memory to processor interface. The flexible block locking option enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on SHARP's 0.6 µm ETOX <sup>™1</sup> process technology, the LH28F016SU is the most cost-effective, high-density 3.3 V flash memory.

<sup>&</sup>lt;sup>1</sup> ETOX is a trademark of Intel Corporation.

### **1.0 INTRODUCTION**

The data sheet is intended to give an overview of the chip feature-set and of the operating AC/DC specifications.

### **1.1 Product Overview**

The LH28F016SU is a high performance 16M (16,777,216 bit) block erasable non-volatile random access memory organized as either 1 Mword x 16 or 2 Mbyte x 8. The LH28F016SU includes thirty-two 64 KB (65,536) blocks or thirty-two 32-KW (32,768) blocks. A chip memory map is shown in Figure 3.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease of use.

Some significant enhancements of the LH28F016SU include:

- 5 V Write/Erase Operation (5 V VPP)
- 3.3 V Low Power Capability
- Improved Write Performance
- Dedicated Block Write/Erase Protection

A 3/5# input pin reconfigures the device internally for optimized 3.3 V or 5.0 V read/write operation.

The LH28F016SU will be available in a 56-lead, 1.2 mm thick, 14 mm  $\times$  20 mm TSOP type 1 package. This form factor and pinout allow for very high board layout densities.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte/Word Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the LH28F008SA 8M Flash memory.

A Superset of commands have been added to the basic LH28F008SA command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- Page Buffer Writes to Flash
- Command Queuing Capability
- Automatic Data Writes During Erase
- Software Locking of Memory Blocks
- Two-Byte Successive Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed in either byte or word increments typically within 8  $\mu$ sec, a 25% improvement over the LH28F008SA. A Block Erase operation erases one of the 32 blocks in typically 0.7 sec, independent of the other blocks, which is about 55% improvement over the LH28F008SA.

Each block can be written and erased a minimum of 100,000 cycles. Systems can achieve 1 million Block Erase Cycles by providing wear-leveling algorithms and graceful block retirement. These techniques have already been employed in many flash file systems and Hard Disk Drive designs.

The LH28F016SU incorporates two Page Buffers of 256 Bytes (128 Words) each to allow page data writes. This feature can improve a system write performance by up to 4.8 times over previous flash memory devices.

All operations are started by a sequence of Write commands to the device. Three Status Registers (described in detail later) and a RY/BY# output pin provide information on the progress of the requested operation.

While the LH28F008SA requires an operation to complete before the next operation can be requested, the LH28F016SU allows queuing of the next operation while the memory executes the current operation. This eliminates system overhead when writing several bytes in a row to the array or erasing several blocks at the same time. The LH28F016SU can also perform write operations to one block of memory while performing erase of another block.

The LH28F016SU provides user-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROMExecutable O/S or Application Code. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the LH28F016SU has a master Write Protect pin (WP#) which prevents any modifications to memory blocks whose lock-bits are set.

The LH28F016SU contains three types of Status Registers to accomplish various functions:

- A Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F016SU from a LH28F008SA-based design.
- A Global Status Register (GSR) which informs the system of command Queue status, Page Buffer status, and overall Write Status Machine (WSM) status.
- 32 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for Byte-Wide and Word-Wide modes are shown in Figures 4.1 and 4.2.

The LH28F016SU incorporates an open drain RY/BY# output pin. This feature allows the user to OR-tie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array.

The LH28F016SU also incorporates a dual chip-enable function with two input pins,  $CE_0$ # and  $CE_1$ #. These pins have exactly the same functionality as the regular chip-enable pin CE# on the LH28F008SA. For minimum chip designs,  $CE_1$ # may be tied to ground and use  $CE_0$ # as the chip enable input. The LH28F016SU uses the logical combination of these two signals to enable or disable the entire chip. Both  $CE_0$ # and  $CE_1$ # must be active low to enable the device and if either one becomes inactive, the chip will be disabled. This feature, along with the open drain RY/BY# pin, allows the system designer to reduce the number of control pins used in a large array of 16M devices.

The BYTE# pin allows either  $\times 8$  or  $\times 16$  read/writes to the LH28F016SU. BYTE# at logic low selects 8-bit mode with address A<sub>0</sub> selecting between low byte and high byte. On the other hand, BYTE# at logic high enables 16-bit operation with address A<sub>1</sub> becoming the lowest order address and address A<sub>0</sub> is not used (don't care). A device diagram is shown in Figure 1.

The LH28F016SU is specified for a maximum access time of each version, as follows:

LH28F016SUT-70

Operating Temperature	Vcc Supply	Max. Access (tacc)
0 - 70 °C	4.75 - 5.25 V	70 ns
0 - 70 °C	4.5 - 5.5 V	80 ns
0 - 70 °C	3.0 - 3.6 V	120 ns

### LH28F016SU-10

Operating Temperature	Vcc Supply	Max. Access (tacc)
0 - 70 °C	4.5 - 5.5 V	100 ns
0 - 70 °C	3.0 - 3.6 V	150 ns

The LH28F016SU incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching).

In APS mode, the typical  $I_{CC}$  current is 2 mA at 5.0 V (1 mA at 3.3 V).

A Deep Power-Down mode of operation is invoked when the RP# (called  $\overline{PWD}$  on the LH28F008SA) pin transitions low. This mode brings the device power consumption to less than 5  $\mu$ A, typically, and provides additional write protection by acting as a device reset pin during power transitions. A 5 ns longer reset time than access time is required from RP# switching high until outputs are again valid. In the Deep Power-Down state, the WSM is reset (any current operation will abort) and the CSR, GSR, and BSR registers are cleared.

A CMOS Standby mode of operation is enabled when either CE<sub>0</sub># or CE<sub>1</sub># transitions high and RP# stays high with all input control pins at CMOS levels. In this mode, the device typically draws an  $I_{CC}$  standby current of 10  $\mu$ A.

### 2.0 DEVICE PINOUT

The LH28F016SU 56L-TSOP Type I pinout configuration is shown in Figure 2.




Figure 1. LH28F016 SU Block Diagram Architectural Evolution Includes Page Buffers, Queue Registers, and Extended Status Registers

### 2.1 Lead Descriptions

Symbol	Туре	Name and Function
A <sub>0</sub>	INPUT	<b>BYTE-SELECT ADDRESS:</b> Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes. Not used in x16 mode (i.e., the A <sub>0</sub> input buffer is turned off when BYTE# is high).
A <sub>1</sub> -A <sub>15</sub>	INPUT	<b>WORD-SELECT ADDRESSES:</b> Select a word within one 64-Kbyte block. $A_{6-15}$ selects 1 of 1024 rows, and $A_{1-5}$ selects 16 of 512 columns. These addresses are latched during Data Writes.
A <sub>16</sub> -A <sub>20</sub>	INPUT	<b>BLOCK-SELECT ADDRESSES:</b> Select 1 of 32 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/OUTPUT	<b>LOW-BYTE DATA BUS:</b> Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
DQ <sub>8</sub> -DQ <sub>15</sub>	INPUT/OUTPUT	<b>HIGH-BYTE DATA BUS:</b> Inputs data during x16 Data-Write operations. Outputs array, buffer or identifier data in the appropriate Read mode; not used for Status register reads. Floated when the chip is de-selected or the outputs are disabled.
CE <sub>0</sub> #, CE <sub>1</sub> #	INPUT	<b>CHIP ENABLE INPUTS:</b> Activate the device's control logic, input buffers, decoders and sense amplifiers. With either $CE_0$ # or $CE_1$ # high, the device is de-selected and power consumption reduces to Standby levels upon completion of any current Data-Write or Erase operations. Both $CE_0$ #, $CE_1$ # must be low to select the device. All timing specifications are the same for both signals. Device Selection occurs with the latter falling edge of $CE_0$ # or $CE_1$ #. The first rising edge of $CE_0$ # or $CE_1$ # disables the device.
RP#	INPUT	<b>RESET/POWER-DOWN:</b> RP# low places the device in a Deep Power- Down state. All circuits that burn static power, even those circuits enabled in standby mode, are turned off. When returning from Deep Power-Down, a recovery time of 5 ns is required to allow these circuits to power-up for Read mode, and another 395 ns is required to enter Program or Erase mode. When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status registers return to ready (with all status flags cleared).
OE#	INPUT	OUTPUT ENABLE: Gates device data through the output buffers when low. The outputs float to tri-state off when OE# is high. NOTE: CE <sub>X</sub> # overrides OE#, and OE# overrides WE#.
WE#	INPUT	<b>WRITE ENABLE:</b> Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. WE# is active low, and latches both address and data (command or array) on its rising edge.
RY/BY#	OPEN DRAIN OUTPUT	<b>READY/BUSY:</b> Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. RY/BY# high indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or Erase is Suspended, or the device is in deep power-down mode. This output is always active (i.e., not floated to tri-state off when OE# or CE <sub>0</sub> #, CE <sub>1</sub> # are high), except if a RY/BY# Pin Disable command is issued.

### 2.1 Lead Descriptions (Continued)

Symbol	Туре	Name and Function
WP#	INPUT	<b>WRITE PROTECT:</b> Erase blocks can be locked by writing a non-volatile lock-bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent Data Writes or Erases. When WP# is high, all blocks can be Written or Erased regardless of the state of the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE#	INPUT	<b>BYTE ENABLE:</b> BYTE# low places device in x8 mode. All data is then input or output on DQ <sub>0-7</sub> , and DQ <sub>8-15</sub> float. Address A0 selects between the high and low byte. BYTE# high places the device in x16 mode, and turns off the A <sub>0</sub> input buffer. Address A <sub>1</sub> , then becomes the lowest order address.
3/5#	INPUT	<ul> <li>3.3/5.0 VOLT SELECT: 3/5# high configures internal circuits for 3.3V operation.</li> <li>3/5# low configures internal circuits for 5.0V operation.</li> <li>NOTES:</li> <li>Reading the array with 3/5# high in a 5.0V system could damage the device.</li> <li>There is a significant delay from 3/5# switching to valid data.</li> </ul>
V <sub>PP</sub>	SUPPLY	<b>ERASE/WRITE POWER SUPPLY (5.0V <math>\pm</math> 0.5V):</b> For erasing memory array blocks or writing words/bytes/pages into the flash array.
Vcc	SUPPLY	<b>DEVICE POWER SUPPLY (3.3V ± 0.3V, 5.0V ± 0.5V):</b> Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC		<b>NO CONNECT:</b> No internal connection to die, lead may be driven or left floating.



### NOTE:

56-LEAD TSOP Mechanical Diagrams and Dimensions are shown at the end of this specification

### **3.0 MEMORY MAPS**

1FFFFFH 1F0000H	64 KByte Block	31
1EFFFFH 1E0000H	64 KByte Block	30
1DFFFFH 1D0000H	64 KByte Block	29
1CFFFFH 1C0000H	64 KByte Block	28
1BFFFFH 1B0000H	64 KByte Block	27
1AFFFFH 1A0000H	64 KByte Block	26
19FFFFH 190000H	64 KByte Block	25
18FFFFH 180000H	64 KByte Block	24
17FFFFH 170000H	64 KByte Block	23
16FFFFH 160000H	64 KByte Block	22
15FFFFH 150000H	64 KByte Block	21
14FFFFH 140000H	64 KByte Block	20
13FFFFH 130000H	64 KByte Block	19
12FFFFH 120000H	64 KByte Block	18
11FFFFH 110000H	64 KByte Block	17
10FFFFH 100000H	64 KByte Block	16
0FFFFFH 0F0000H	64 KByte Block	15
0EFFFFH 0E0000H	64 KByte Block	14
0DFFFFH 0D0000H	64 KByte Block	13
0CFFFFH 0C0000H	64 KByte Block	12
0BFFFFH 0B0000H	64 KByte Block	11
0AFFFFH 0A0000H	64 KByte Block	10
09FFFFH 090000H	64 KByte Block	9
08FFFFH 080000H	64 KByte Block	8
07FFFFH 070000H	64 KByte Block	7
06FFFFH 060000H	64 KByte Block	6
05FFFFH 050000H	64 KByte Block	5
04FFFFH 040000H	64 KByte Block	4
03FFFFH 030000H	64 KByte Block	3
02FFFFH 020000H	64 KByte Block	2
01FFFFH 010000H	64 KByte Block	1
00FFFFH 000000H	64 KByte Block	0

Figure 3. LH28F016SU Memory Map (Byte-Wide Mode)

### 3.1 Extended Status Registers Memory Map

X8 MODE RESERVED GSR RESERVED BSR31 RESERVED RESERVED -	A[20:0] 1F0006H 1F0005H 1F0004H 1F0003H 1F0002H 1F0001H 1F0000H
RESERVED	010002H
RESERVED GSR RESERVED BSR0 RESERVED RESERVED	<ul> <li>000006H</li> <li>000005H</li> <li>000004H</li> <li>000003H</li> <li>000002H</li> <li>000001H</li> <li>000000H</li> </ul>

### Figure 4.1. Extended Status Register Memory Map (Byte-Wide Mode)

\* In Word-wide mode  $\mathsf{A}_0$  don't care, address values are ignored  $\mathsf{A}_0.$ 

X	I6 MODE	A[20:1]*
	RESERVED	F8003H
	GSR	F8002H
	RESERVED	1 000211
	BSR31	F8001H
	RESERVED	1000111
	RESERVED	F8000H
	•	
	•	
	•	
	•	
	•	0000411
		08001H
	RESERVED	
		00003H
	RESERVED	
	GSR	00002H
	RESERVED	0000211
	BSR0	00001H
	RESERVED	0000111
	RESERVED	00000H
		0000011

### Figure 4.2. Extended Status Register Memory Map (Word-Wide Mode)

### 4.0 BUS OPERATIONS, COMMANDS, AND STATUS REGISTER DEFINITIONS

### 4.1 Bus Operations for Word-Wide Mode (BYTE# = V<sub>IH</sub>)

Mode	Notes	RP#	CE <sub>1</sub> #	CE <sub>0</sub> #	OE#	WE#	<b>A</b> 1	DQ <sub>0-15</sub>	RY/BY#
Read	1,2	VIH	VIL	VIL	VIL	VIH	X	D <sub>OUT</sub>	Х
Output Disable	1,6	VIH	VIL	VIL	VIH	VIH	X	High Z	Х
Standby	1,6	V <sub>IH</sub>	Vil Vih Vih	Vih Vil Vih	х	х	x	High Z	х
Deep Power-Down	1,3	VIL	Х	Х	Х	Х	Х	High Z	V <sub>OH</sub>
Manufacturer ID	4	VIH	VIL	VIL	VIL	VIH	VIL	00B0H	V <sub>OH</sub>
Device ID	4	VIH	VIL	VIL	VIL	VIH	VIH	6688H	V <sub>OH</sub>
Write	1,5,6	VIH	VIL	V <sub>IL</sub>	VIH	V <sub>IL</sub>	Х	D <sub>IN</sub>	Х

### 4.2 Bus Operations For Byte-Wide Mode (BYTE# = VIL)

Mode	Notes	RP#	CE <sub>1</sub> #	CE <sub>0</sub> #	OE#	WE#	A <sub>0</sub>	DQ <sub>0-7</sub>	RY/BY#
Read	1,2	VIH	VIL	VIL	VIL	VIH	X	D <sub>OUT</sub>	Х
Output Disable	1,6	VIH	VIL	VIL	VIH	VIH	Х	High Z	Х
Standby	1,6	V <sub>IH</sub>	Vil Vih Vih	V <sub>IH</sub> VIL VIH	х	х	x	High Z	х
Deep Power-Down	1,3	VIL	Х	Х	Х	Х	Х	High Z	V <sub>OH</sub>
Manufacturer ID	4	VIH	VIL	VIL	VIL	VIH	VIL	B0H	V <sub>OH</sub>
Device ID	4	VIH	VIL	VIL	VIL	VIH	VIH	88H	V <sub>OH</sub>
Write	1,5,6	VIH	VIL	VIL	VIH	VIL	Х	D <sub>IN</sub>	Х

### NOTES:

1. X can be V<sub>IH</sub> or V<sub>IL</sub> for address or control pins except for RY/BY#, which is either V<sub>OL</sub> or V<sub>OH</sub>.

 RY/BY# output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode, RY/BY# will be at V<sub>OH</sub> if it is tied to V<sub>CC</sub> through a resistor. When the RY/BY# at V<sub>OH</sub> is independent of OE# while a WSM operation is in progress.

3. RP# at GND  $\pm 0.2$  V ensures the lowest deep power-down current.

4.  $A_0$  and  $A_1$  at V<sub>IL</sub> provide manufacturer ID codes in ×8 and ×6 modes respectively.

 $A_0$  and  $A_1$  at  $V_{IH}$  provide device ID codes in  $\times 8$  and  $\times 16$  modes respectively. All other addresses are set to zero.

5. Commands for different Erase operations, Data Write operations of Lock-Block operations can only be successfully completed when  $V_{PP} = V_{PPH}$ .

 While the WSM is running, RY/BY# in Level-Mode (default) stays at V<sub>OL</sub> until all operations are complete. RY/BY# goes to V<sub>OH</sub> when the WSM is not busy or in erase suspend mode.

### 4.3 LH28F008SA-Compatible Mode Command Bus Definitions

Command	Notes	First Bus Cycle			Second Bus Cycle		
Command	notes	Oper	Addr	Data	Oper	Addr	Data
Read Array		Write	Х	FFH	Read	AA	AD
Intelligent Identifier	1	Write	Х	90H	Read	IA	ID
Read Compatible Status Register	2	Write	Х	70H	Read	Х	CSRD
Clear Status Register	3	Write	Х	50H			
Word/Byte Write		Write	Х	40H	Write	WA	WD
Alternate Word/Byte Write		Write	Х	10H	Write	WA	WD
Block Erase/Confirm	4	Write	Х	20H	Write	BA	D0H
Erase Suspend/Resume	4	Write	Х	B0H	Write	Х	D0H

ADDRESS	DATA
AA = Array Address	AD = Array Data
BA = Block Address	CSRD = CSR Data
IA = Identifier Address	ID = Identifier Data
WA = Write Address	WD = Write Data
X = Don't Care	

### NOTES:

- 1. Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.
- 2. The CSR is automatically available after device enters Data Write, Erase, or Suspend operations.
- 3. Clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and all BSR.5 and BSR.2 bits. See Status register definitions.
- 4. While device performs Block Erase, if you issue Erase Suspend command (B0H), be sure to confirm ESS (Erase-Suspend-Status) is set to 1 on compatible status register. In the case, ESS bit was not set to 1, also completed the Erase (ESS = 0, WASM = 1), be sure to issue Resume command (D0H) after completed next Erase command. Beside, when the Erase Suspend command is issued, while the device is not in Erase, be sure to issue Resume command (D0H) after the next erase completed. When you use Erase Suspend/Resume command, we recommend to issue serial Block Erase command (20H, D0H) and Resume command (D0H). (Refer to 4.4 Performance Enhancement Command Bus Definitions.)

### 4.4 LH28F016SU-Performance Enhancement Command Bus Definitions

Command	Mode	Notes	First	t Bus C	ycle	Seco	ond Bu	s Cycle	Third Bus Cycle			
Command	wode	Notes	Oper	Addr	Data	Oper	Addr	Data	Oper	Addr	Data	
Read Extended Status Register		1	Write	х	71H	Read	RA	GSRD BSRD				
Page Buffer Swap		7	Write	х	72H							
Read Page Buffer			Write	х	75H	Read	PA	PD				
Single Load to Page Buffer			Write	Х	74H	Write	PA	PD				
Sequential Load to	x8	4,6,10	Write	х	E0H	Write	х	BCL	Write	Х	BCH	
Page Buffer	x16	4,5,6,10	Write	Х	E0H	Write	х	WCL	Write	Х	WCH	
Page Buffer Write	x8	3,4,9,10	Write	Х	0CH	Write	A0	BC(L,H)	Write	WA	BC(H,L)	
to Flash	x16	4,5,10	Write	х	0CH	Write	х	WCL	Write	WA	WCH	
Two-Byte Write	x8	3	Write	х	FBH	Write	A0	WD(L,H)	Write	WA	WD(H,L)	
Block Erase /Confirm		11	Write	Х	20H	Write	BA	D0H	Write	Х	D0H	
Lock Block /Confirm			Write	х	77H	Write	BA	D0H				
Upload Status Bits /Confirm		2	Write	х	97H	Write	Х	D0H				
Upload Device Information			Write	х	99H	Write	Х	D0H				
Erase All Unlocked Blocks/Confirm			Write	Х	A7H	Write	х	D0H				
RY/BY# Enable to Level-Mode		8	Write	х	96H	Write	х	01H				
RY/BY# Pulse-On- Write		8	Write	х	96H	Write	Х	02H				
RY/BY# Pulse-On- Erase		8	Write	х	96H	Write	х	03H				
RY/BY# Disable		8	Write	х	96H	Write	х	04H				
Sleep			Write	Х	F0H							
Abort			Write	Х	80H							

### ADDRESS

### DATA

BA = Block Address PA = Page Buffer Address

RA = Extended Register Address

WA = Write Address

X = Don't Care

AD = Array Data PD = Page Buffer Data BSRD = BSR Data GSRD = GSR Data WC (L.H) = Word Count (Low, High) BC (L.H) = Byte Count (Low, High) WD (L.H) = Write Data (Low, High)

#### NOTES:

- 1. RA can be the GSR address or any BSR address. See Figure 4.1 and 4.2 for Extended Status Register Memory Maps.
- Upon device power-up, all BSR lock-bits come up locked. The Upload Status Bits command must be written to reflect the actual lock-bit status.
- A<sub>0</sub> is automatically complemented to load second byte of data. BYTE# must be at V<sub>IL</sub>. A<sub>0</sub> value determines which WD/BC is supplied first: A<sub>0</sub> = 0 looks at the WDL/BCL, A<sub>0</sub> = 1 looks at the WDH/BCH.
- 4. BCH/WCH must be at 00H for this product because of the 256-Byte (128 Word) Page Buffer size and to avoid writing the Page Buffer contents into more than one 256-Byte segment within an array block. They are simply shown for future Page Buffer expandability.
- 5. In ×16 mode, only the lower byte DQ<sub>0-7</sub> is used for WCL and WCH. The upper byte DQ<sub>8-15</sub> is a don't care.
- 6. PA and PD (whose count is given in cycles 2 and 3) are supplied starting in the 4th cycle which is not shown.
- 7. This command allows the user to swap between available Page Buffers (0 or 1).
- 8. These commands reconfigure RY/BY# output to one of two pulse-modes or enable and disable the RY/BY# function.
- 9. Write address, WA, is the Destination address in the flash array which must match the Source address in the Page Buffer. Refer to the LH28F016SU User's Manual.
- 10. BCL = 00H corresponds to a Byte count of 1. Similarly, WCL = 00H corresponds to a Word count of 1.
- 11. Unless you issue erase suspend command, it is no necessary to input D0H on third bus cycle.

### 4.5 Compatible Status Register

WSMS	ESS	ES	DWS	VPPS	R	R	R		
7	6	5	4	3	2	1	0		
				NOTES:					
CSR.7 = WRIT 1 = R 0 = B	eady	HINE STATUS	RY/BY# output or WSMS bit must be checked to determine completion of an operation (Erase Suspend, Erase or Data Write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.						
CSR.6 = ERASE-SUSPEND STATUS (ESS) 1 = Erase Suspended 0 = Erase in Progress/Completed									
1 = E	CSR.5 = ERASE STATUS (ES) 1 = Error in Block Erasure 0 = Successful Block Erase				If DWS and ES are set to "1" during an erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.				
	-WRITE STATU rror in Data Wri ata Write Succe	te							
CSR.3 = V <sub>PP</sub> STATUS (VPPS) 1 = V <sub>PP</sub> Low Detect, Operation Abort 0 = V <sub>PP</sub> OK				The VPPS bit, provide continu WSM interrogat Write or Erase entered, and info switched on. V accurate feedba	ious indicat es V <sub>PP</sub> 's lev command orms the sys PPS is not	ion of V <sub>PP</sub> vel only afte sequences stem if V <sub>PP</sub> ha t guaranteed	level. The r the Data- have been as not been d to report		

CSR.2-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use: mask them out when polling the CSR.

### 4.6 Global Status Register

WSMS	OSS	DOS	DSS	QS	PBAS	PBS	PBSS			
7	6	5	4	3	2	1	0			
1 =	ITE STATE MA Ready Busy	ACHINE STAT	[1] RY to de Lock, Uploa the a	NOTES: [1] RY/BY# output or WSMS bit must be checked to determine completion of an operation (Block Lock, Suspend, any RY/BY# reconfiguration, Upload Status Bits, Erase or Data Write) before the appropriate Status bit (OSS or DOS) is						
checked for success. GSR.6 = OPERATION SUSPEND STATUS (OSS) 1 = Operation Suspended 0 = Operation in Progress/Completed										
1 =	GSR.5 = DEVICE OPERATION STATUS (DOS) 1 = Operation Unsuccessful 0 = Operation Successful or Currently Running									
1 =	VICE SLEEP S Device in Slee Device Not in	ep (	)	-						
MATRIX 5/4 00 = Operation Successful or Currently Running 01 = Device in Sleep Mode or Pending Sleep 10 = Operation Unsuccessful 11 = Operation Unsuccessful or Aborted				lf dev	ration currently ice pending sle ation aborted: I nand.	ep, then GSR	8.7 = 0.			
1 =	EUE STATUS Queue Full Queue Availat									
1 =	GE BUFFER A One or Two Pa No Page Buffe	age Buffers Av			levice contains	two Page Bu	ffers.			
1 =	GE BUFFER S Selected Page Selected Page	e Buffer Ready	ted Page Buffer tion.	is currently b	usy with WSM					
1 =	GE BUFFER S Page Buffer 1 Page Buffer 0	Selected	JS (PBSS)							

NOTE:

1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

### 4.7 Block Status Register

BS	BLS	BOS	BOAS	QS	VPPS	R	R	
7	6	5	4	3	2	1	0	
				NOTES:				
	BLOCK STATUS 1 = Ready 0 = Busy	(BS)	[1] RY/BY# output or BS bit must be checked to determine completion of an operation (Block Lock, Suspend, Erase or Data Write) before the appropriate Status bits (BOS, BLS) is checked for success.					
	BLOCK-LOCK S 1 = Block Unlock 0 = Block Locked	ked for Write/E						
	BLOCK OPERAT 1 = Operation Ur 0 = Operation St	nsuccessful						
	BLOCK OPERAT 1 = Operation At 0 = Operation No	orted	STATUS (BOAS)	The BOAS	bit will not be se	et until BSR	.7 = 1.	
	5/4 00 = Operation S 01 = Not a valid 10 = Operation L 11 = Operation A	Combination Jnsuccessful		nalted via Abort	command.			
	QUEUE STATUS 1 = Queue Full 0 = Queue Availa	<b>、</b>						
	VPP STATUS (VF 1 = VPP Low Det 0 = VPP OK		Abort					

### NOTES:

BSR.1-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use; mask them out when polling the BSRs.

1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

### **5.0 ELECTRICAL SPECIFICATIONS**

### 5.1 Absolute Maximum Ratings \*

Temperature Under Bias	0°C to + 80°C					
Storage Temperature	-65°C to + 125°C					

### \* WARNING

Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device relability.

### $V_{CC} = 3.3 V \pm 0.3 V$ Systems <sup>(4)</sup>

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
T <sub>A</sub>	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
V <sub>CC</sub>	V <sub>CC</sub> with Respect to GND	2	- 0.2	7.0	V	
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage with Respect to GND	2	- 0.2	7.0	V	
V	Voltage on any Pin (except V <sub>CC</sub> , V <sub>PP</sub> ) with Respect to GND	2	- 0.5	V <sub>CC</sub> + 0.5	V	
1	Current into any Non-Supply Pin			± 30	mA	
IOUT	Output Short Circuit Current	3		100	mA	

### Vcc = 5.0 V $\pm$ 0.5 V Systems <sup>(4)</sup>

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
T <sub>A</sub>	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
V <sub>CC</sub>	V <sub>CC</sub> with Respect to GND	2	- 0.2	7.0	V	
V <sub>PP</sub>	VPP Supply Voltage with Respect to GND	2	- 0.2	7.0	V	
V	Voltage on any Pin (except V <sub>CC</sub> , V <sub>PP</sub> ) with Respect to GND	2	- 0.5	7.0	V	
I	Current into any Non-Supply Pin			± 30	mA	
IOUT	Output Short Circuit Current	3		100	mA	

### NOTES:

1. Operating temperature is for commercial product defined by this specification.

2. Minimum DC voltage is - 0.5 V on input/output pins. During transitions, this level may undershoot to - 2.0 V for periods <20 ns. Maximum DC voltage on input/output pins is  $V_{CC}$  + 0.5 V which, during transitions, may overshoot to  $V_{CC}$  + 2.0 V for periods <20 ns.

3. Output shorted for no more than one second. No more than one output shorted at a time.

4. AC specifications are valid at both voltage ranges. See DC Characteristics tables for voltage range-specific specifications.

### 5.2 Capacitance

### For a 3.3 V System

Symbol	Parameter		Тур	Max	Units	Test Conditions
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	1	6	8	pF	$T_A = 25^{\circ}C$ , f = 1.0 MHz
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	1	8	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>LOAD</sub>	Load Capacitance Driven by Outputs for Timing Specifications	1		50	pF	For $V_{CC} = 3.3V \pm 0.3V$
	Equivalent Testing Load Circuit			2.5	ns	$50\Omega$ transmission line delay

### For a 5.0 V System:

Symbol	Parameter	Note	Тур	Мах	Units	Test Conditions
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	1	6	8	pF	$T_A = 25^{\circ}C, f = 1.0 \text{ MHz}$
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	1	8	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>LOAD</sub>	Load Capacitance Driven by Outputs for Timing Specifications	1		100	pF	For $V_{CC} = 5.0V \pm 0.5V$
	Equivalent Testing Load Circuit			2.5	ns	$25\Omega$ transmission line delay

NOTE:

1. Sampled, not 100% tested.

### 5.3 Timing Nomenclature

All 3.3 V system timings are measured from where signals cross 1.5 V.

For 5.0 V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of 5 characters. Some common examples are defined below:

tce tELQV time(t) from CE# (E) going low (L) to the outputs (Q) becoming valid (V)


toE tGLQV time(t) from OE# (G) going low (L) to the outputs (Q) becoming valid (V)


t<sub>ACC</sub> t<sub>AVQV</sub> time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)

t<sub>AS</sub> tAVWH time(t) from address (A) valid (V) to WE# (W) going high (H)


t<sub>DH</sub> tWHDX time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

	Pin Characters		Pin States
А	Address Inputs	Н	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
E	CE# (Chip Enable)	Х	Driven, but not necessarily valid
G	OE# (Output Enable)	Z	High Impedance
W	WE# (Write Enable)		
Р	RP# (Deep Power-Down Pin)		
R	RY/BY# (Ready/Busy#)		
V	Any Voltage Level		
Y	3/5# Pin		
5V	V <sub>CC</sub> at 4.5V Minimum		
3V	V <sub>CC</sub> at 3.0V Minimum		







AC test inputs are driven at V<sub>0</sub>H (2.4 V<sub>TTL</sub>) for a Logic "1" and V<sub>0</sub>L (0.45 V<sub>TTL</sub>) for a Logic "0." Input timing begins at V<sub>I</sub>H (2.0 V<sub>TTL</sub>) and V<sub>I</sub>L (0.8 V<sub>TTL</sub>). Output timing ends at V<sub>I</sub>H and V<sub>I</sub>L. Input rise and fall times (10% to 90%) <10 ns.





# Figure 6. Transient Input/Output Reference Waveform (V<sub>CC</sub> = 3.3 V)

AC test inputs are driven at 3.0 V for a Logic "1" and 0.0 V for a Logic "0." Input timing begins, and output timing ends, at 1.5 V. Input rise and fall times (10% to 90%) <10 ns.












Figure 9. High Speed Transient Equivalent Testing Load Circuit (V<sub>CC</sub> =  $5.0 \text{ V} \pm 5\%$ )

### **5.4 DC Characteristics**

 $V_{CC}$  = 3.3 V  $\pm 0.3$  V,  $T_A$  = 0°C to + 70°C 3/5# = Pin Set High for 3.3 V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
IIL	Input Load Current	1			± 1	μA	$V_{CC} = V_{CC}$ Max, $V_{IN} = V_{CC}$ or GND
I <sub>LO</sub>	Output Leakage Current	1			± 10	μA	$V_{CC} = V_{CC}$ Max, $V_{IN} = V_{CC}$ or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,4		4	8	μA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max}, \\ CE_0 \mbox{{}^{\#}}, \mbox{ CE}_1 \mbox{{}^{\#}}, \mbox{ RP} \mbox{{}^{\#}} = V_{CC} \pm 0.2 \mbox{V} \\ \mbox{ BYTE} \mbox{{}^{\#}}, \mbox{ WP} \mbox{{}^{\#}}, \mbox{{}^{3/5} \mbox{{}^{\#}}} = V_{CC} \pm 0.2 \mbox{V} \\ \mbox{ GND} \pm 0.2 \mbox{V} \end{array}$
				1	4	mA	$V_{CC} = V_{CC}$ Max, CE <sub>0</sub> #, CE <sub>1</sub> #, RP# = V <sub>IH</sub> BYTE#, WP#, 3/5# = V <sub>IH</sub> or V <sub>IL</sub>
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	1		1	5	μA	$RP# = GND \pm 0.2V$
I <sub>CCR</sub> 1	V <sub>CC</sub> Read Current	1,3,4		30	35	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \; Max, \\ CMOS: \; CE_0 \#, \; CE_1 \# = GND \pm 0.2V \\ BYTE \# = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V \\ Inputs = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V, \\ TTL: \; CE_0 \#, \; CE_1 \# = V_{IL}, \\ BYTE \# = V_{IL} \; or \; V_{IH} \\ Inputs = V_{IL} \; or \; V_{IH}, \\ f = 8 \; MHz, \; I_{OUT} = 0 \; mA \end{array}$
I <sub>CCR</sub> 2	V <sub>CC</sub> Read Current	1,3,4		15	20	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \; Max, \\ CMOS: \; CE_0 \#, \; CE_1 \# = GND \pm 0.2V, \\ BYTE \# = V_{CC} \pm 0.2V \; or \; GND \pm 0.2V \\ Inputs = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V, \\ TTL: \; CE_0 \#, \; CE_1 \# = V_{IL} \\ BYTE \# = V_{IH} \; or \; V_{IL} \\ BYTE \# = V_{IH} \; or \; V_{IL} \\ Inputs = V_{IL} \; or \; V_{IH}, \\ f = 4 \; MHz, \; I_{OUT} = 0 \; mA \end{array}$
ICCW	V <sub>CC</sub> Write Current	1		8	12	mA	Word/Byte Write in Progress
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase Current	1		6	12	mA	Block Erase in Progress
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	1,2		3	6	mA	CE <sub>0</sub> #, CE <sub>1</sub> # =V <sub>IH</sub> Block Erase Suspended
I <sub>PPS</sub>	VPP Standby Current	1		± 1	± 10	μA	$V_{PP} \leq V_{CC}$
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	1		0.2	5	μA	RP# = GND ± 0.2V

### **DC Characteristics (Continued)**

 $V_{CC}$  = 3.3 V  $\pm 0.3$  V,  $T_A$  = 0°C to + 70°C 3/5# = Pin Set High for 3.3 V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I <sub>PPR</sub>	VPP Read Current	1			200	μA	V <sub>PP</sub> > V <sub>CC</sub>
IPPW	V <sub>PP</sub> Write Current	1		40	60	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Word/Byte Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current	1		20	40	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1			200	μA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase Suspended
VIL	Input Low Voltage		- 0.3		0.8	V	
VIH	Input High Voltage		2.0		V <sub>CC</sub> + 0.3	V	
V <sub>OL</sub>	Output Low Voltage				0.4	V	$V_{CC} = V_{CC}$ Min and $I_{OL} = 4$ mA
V <sub>OH</sub> 1	Output High Voltage		2.4			V	$I_{OH}$ = - 2.0 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH</sub> 2			V <sub>CC</sub> - 0.2			V	$I_{OH} = -100 \ \mu A$ $V_{CC} = V_{CC} Min$
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations		0.0		5.5	V	
V <sub>PPH</sub>	V <sub>PP</sub> during Write/ Erase Operations		4.5	5.0	5.5	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.0			V	

### NOTES:

All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 3.3 V, V<sub>PP</sub> = 5.0 V, T = 25°C. These currents are valid for all product versions (package and speeds).

2. I<sub>CCES</sub> is specified with the device deselected. If the device is read while in erase suspend mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.

3. Automatic Power Saving (APS) reduces  $I_{\text{CCR}}$  to less than 1 mA in static operation.

4. CMOS Inputs are either V\_{CC}  $\pm 0.2$  V or GND  $\pm 0.2$  V. TTL Inputs are either V\_{IL} or V\_{IH}.

### **5.5 DC Characteristics**

 $V_{CC}$  = 5.0 V ±0.5 V,  $T_A$  = 0°C to + 70°C 3/5# Pin Set Low for 5 V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
IIL	Input Load Current	1			± 1	μA	$V_{CC} = V_{CC}$ Max, $V_{IN} = V_{CC}$ or GND
I <sub>LO</sub>	Output Leakage Current	1			± 10	μA	$V_{CC} = V_{CC}$ Max, $V_{IN} = V_{CC}$ or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,4		5	10	μA	$V_{CC} = V_{CC}$ Max, CE <sub>0</sub> #, CE <sub>1</sub> #, RP# = $V_{CC} \pm 0.2V$ BYTE#, WP#, 3/5# = $V_{CC} \pm 0.2V$ or GND $\pm 0.2V$
				2	4	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max},\\ CE_0 \#, \mbox{ CE}_1 \#, \mbox{ RP} \# = V_{IH}\\ BYTE \#, \mbox{ WP} \#, \mbox{ 3/5} \# = V_{IH} \mbox{ or } V_{IL} \end{array}$
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	1		1	5	μA	$RP# = GND \pm 0.2V$
I <sub>CCR</sub> 1	V <sub>CC</sub> Read Current	1,3,4		50	60	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \; Max, \\ CMOS: \; CE_0 \#, \; CE_1 \# = GND \pm 0.2V \\ BYTE \# = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V \\ Inputs = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V, \\ TTL: \; CE_0 \#, \; CE_1 \# = V_{IL}, \\ BYTE \# = V_{IL} \; or \; V_{IH} \\ Inputs = V_{IL} \; or \; V_{IH}, \\ f = 10 \; MHz, \; I_{OUT} = 0 \; mA \end{array}$
I <sub>CCR</sub> 2	V <sub>CC</sub> Read Current	1,3,4		30	35	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max}, \\ CMOS: CE_0 \mbox{{\sc H}}, \mbox{ CE}_1 \mbox{{\sc H}} = GND \pm 0.2V, \\ BYTE \mbox{{\sc H}} = V_{CC} \pm 0.2V \mbox{ or } GND \pm 0.2V \\ Inputs = GND \pm 0.2V \mbox{ or } V_{CC} \pm 0.2V, \\ TTL: CE_0 \mbox{{\sc H}}, \mbox{ CE}_1 \mbox{{\sc H}} = V_{IL} \\ BYTE \mbox{{\sc H}} = V_{IH} \mbox{ or } V_{IL} \\ Inputs = V_{IL} \mbox{ or } V_{IH}, \\ f = 5 \mbox{ MHz}, \mbox{ I}_{OUT} = 0 \mbox{ mA} \end{array}$
ICCW	V <sub>CC</sub> Write Current	1		25	35	mA	Word/Byte Write in Progress
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase Current	1		18	25	mA	Block Erase in Progress
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	1,2		5	10	mA	CE <sub>0</sub> #, CE <sub>1</sub> # =V <sub>IH</sub> Block Erase Suspended
I <sub>PPS</sub>	VPP Standby Current	1			± 10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	1		0.2	5	μA	RP# = GND ± 0.2V

### **DC Characteristics (Continued)**

 $V_{CC}$  = 5.0 V ±0.5 V,  $T_A$  = 0°C to + 70°C 3/5# Pin Set Low for 5 V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I <sub>PPR</sub>	VPP Read Current	1		65	200	μA	$V_{PP} > V_{CC}$
IPPW	V <sub>PP</sub> Write Current	1		40	60	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Word/Byte Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current	1		20	40	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1		65	200	μA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase Suspended
VIL	Input Low Voltage		- 0.5		0.8	V	
VIH	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	$V_{CC} = V_{CC}$ Min and $I_{OL} = 5.8$ mA
V <sub>OH</sub> 1	Output High Voltage		0.85 Vcc			V	$I_{OH}$ = - 2.5 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH</sub> 2			V <sub>CC</sub> - 0.4			V	$I_{OH} = -100 \ \mu A$ $V_{CC} = V_{CC} Min$
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations		0.0		5.5	V	
V <sub>PPH</sub>	V <sub>PP</sub> during Write/ Erase Operations		4.5	5.0	5.5	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.0			V	

### NOTES:

All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0 V, V<sub>PP</sub> = 5.0 V, T = 25°C. These currents are valid for all product versions (package and speeds).

2. I<sub>CCES</sub> is specified with the device deselected. If the device is read while in erase suspend mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.

3. Automatic Power Saving (APS) reduces  $\mathrm{I}_{\mathrm{CCR}}$  to less than 2 mA in Static operation.

4. CMOS Inputs are either V\_{CC}  $\pm 0.2$  V or GND  $\pm 0.2$  V. TTL Inputs are either V\_{IL} or V\_{IH}.

# 5.6 AC Characteristics - Read Only Operations <sup>(1)</sup>

 $V_{CC}$  = 3.3 V  $\pm 0.3$  V,  $T_A$  = 0°C to +70°C

	<b>-</b>		LH28F0	16SUT-70	LH28F0 <sup>-</sup>	16SUT-10	
Symbol	Parameter	Notes	Min	Max	Min	Max	Units
t <sub>AVAV</sub>	Read Cycle Time		120		150		ns
t <sub>AVEL</sub>	Address Setup to CE# Going Low	3,4	10		10		ns
t <sub>AVGL</sub>	Address Setup to OE# Going Low	3,4	0		0		ns
t <sub>AVQV</sub>	Address to Output Delay			120		150	ns
t <sub>ELQV</sub>	CE# to Output Delay	2		120		150	ns
t <sub>PHQV</sub>	RP# High to Output Delay			125		155	ns
t <sub>GLQV</sub>	OE# to Output Delay	2		45		50	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	3	0		0		ns
t <sub>EHQZ</sub>	CE# to Output in High Z	3		50		55	ns
t <sub>GLQX</sub>	OE# to Output in Low Z	3	0		0		ns
t <sub>GHQZ</sub>	OE# to Output in High Z	3		30		40	ns
t <sub>OH</sub>	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns
t <sub>FLQV</sub> t <sub>FHQV</sub>	BYTE# to Output Delay	3		120		150	ns
t <sub>FLQZ</sub>	BYTE# Low to Output in High Z	3		30		40	ns
t <sub>ELFL</sub> t <sub>ELFH</sub>	CE# Low to BYTE# High or Low	3		5		5	ns

# AC Characteristics - Read Only Operations <sup>(1)</sup> (Continued)

 $V_{CC}$  = 5.0 V  $\pm 0.25$  V,  $T_A$  = 0°C to +70°C

Council of	Banamatan	Nataa	LH28F0 <sup>2</sup>	16SUT-70	Unite
Symbol	Parameter	Notes	Min	Max	Units
t <sub>AVAV</sub>	Read Cycle Time		70		ns
t <sub>AVEL</sub>	Address Setup to CE# Going Low	3,4	10		ns
t <sub>AVGL</sub>	Address Setup to OE# Going Low	3,4	0		ns
t <sub>AVQV</sub>	Address to Output Delay			70	ns
t <sub>ELQV</sub>	CE# to Output Delay	2		70	ns
t <sub>PHQV</sub>	RP# High to Output Delay			75	ns
t <sub>GLQV</sub>	OE# to Output Delay	2		30	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	3	0		ns
t <sub>EHQZ</sub>	CE# to Output in High Z	3		25	ns
t <sub>GLQX</sub>	OE# to Output in Low Z	3	0		ns
t <sub>GHQZ</sub>	OE# to Output in High Z	3		25	ns
t <sub>OH</sub>	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns
t <sub>FLQV</sub> t <sub>FHQV</sub>	BYTE# to Output Delay	3		70	ns
t <sub>FLQZ</sub>	BYTE# Low to Output in High Z	3		25	ns
t <sub>ELFL</sub> t <sub>ELFH</sub>	CE# Low to BYTE# High or Low	3		5	ns

NOTES:

1. See AC Input/Output Reference Waveforms for timing measurements, Figures 5 and 6.

2. OE# may be delayed up to  $t_{ELQV}$  -  $t_{GLQV}$  after the falling edge of CE# without impact on  $t_{ELQV}$ .

3. Sampled, not 100% tested.

4. This timing parameter is used to latch the correct BSR data onto the outputs.

# AC Characteristics - Read Only Operations <sup>(1)</sup> (Continued)

 $V_{CC}$  = 5.0 V  $\pm 0.5$  V,  $T_A$  = 0°C to +70°C

	<b>-</b>		LH28F0	16SUT-70	LH28F0 <sup>2</sup>	16SUT-10	
Symbol	Parameter	Notes	Min	Max	Min	Max	Units
t <sub>AVAV</sub>	Read Cycle Time		80		100		ns
t <sub>AVEL</sub>	Address Setup to CE# Going Low	3,4	10		10		ns
t <sub>AVGL</sub>	Address Setup to OE# Going Low	3,4	0		0		ns
t <sub>AVQV</sub>	Address to Output Delay			80		100	ns
t <sub>ELQV</sub>	CE# to Output Delay	2		80		100	ns
t <sub>PHQV</sub>	RP# High to Output Delay			85		105	ns
t <sub>GLQV</sub>	OE# to Output Delay	2		35		40	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	3	0		0		ns
t <sub>EHQZ</sub>	CE# to Output in High Z	3		30		35	ns
t <sub>GLQX</sub>	OE# to Output in Low Z	3	0		0		ns
t <sub>GHQZ</sub>	OE# to Output in High Z	3		30		35	ns
t <sub>OH</sub>	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns
t <sub>FLQV</sub> t <sub>FHQV</sub>	BYTE# to Output Delay	3		80		100	ns
t <sub>FLQZ</sub>	BYTE# Low to Output in High Z	3		30		30	ns
t <sub>ELFL</sub> t <sub>ELFH</sub>	CE# Low to BYTE# High or Low	3		5		5	ns

NOTES:

1. See AC Input/Output Reference Waveforms for timing measurements, Figures 5 and 6.

2. OE# may be delayed up to  $t_{ELQV}$  -  $t_{GLQV}$  after the falling edge of CE# without impact on  $t_{ELQV}$ .

3. Sampled, not 100% tested.

4. This timing parameter is used to latch the correct BSR data onto the outputs.




Figure 10. Read Timing Waveforms




Figure 11. BYTE# Timing Waveforms

### 5.7 Power-Up and Reset Timings




Figure 12. V<sub>CC</sub> Power-Up and RP# Reset Waveforms

Cumbal	Devementer	Note	LH28F01	6SUT-70	LH28F01	6SUT-10	11:5
Symbol	Parameter	Note	Min	Max	Min	Max	Unit
t <sub>PLYL</sub> t <sub>PLYH</sub>	RP# Low to 3/5 # Low (High)		0		0		μs
t <sub>YLPH</sub> t <sub>YHPH</sub>	3/5# Low (High) to RP # High	1	2		2		μs
t <sub>PL5V</sub> t <sub>PL3V</sub>	RP# Low to $V_{CC}$ at 4.5V Minimum (to $V_{CC}$ at 3.0V min or 3.6V max)	2	0		0		μs
t <sub>AVQV</sub>	Address Valid to Data Valid for $V_{CC} = 5V \pm 10\%$	3		80		100	ns
t <sub>PHQV</sub>	RP# High to Data Valid for $V_{CC} = 5V \pm 10\%$	3		85		105	ns

### NOTES:

CE0#, CE1#, and OE# are switched low after Power-Up.

- 1. Minimum of 2  $\mu s$  is required to meet the specified  $t_{PHQV}$  times.
- 2. The power supply may start to switch concurrently with RP# going Low.
- The address access time and RP# high to data valid time are shown for 5 V V<sub>CC</sub> operation. Refer to the AC Characteristics Read Only Operations 3.3 V V<sub>CC</sub> operation and all other speed options.

# 5.8 AC Characteristics for WE# - Controlled Command Write Operations <sup>(1)</sup>

 $V_{CC}$  = 3.3 V  $\pm 0.3$  V,  $T_A$  = 0°C to + 70°C

	_		LH28	BF016SL	JT-70	LH28	BF016SI	JT-10	
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time		120			150			ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	3	100			100			ns
t <sub>PHEL</sub>	RP# Setup to CE# Going Low		480			480			ns
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		10			10			ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	2,6	75			75			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2,6	75			75			ns
t <sub>WLWH</sub>	WE# Pulse Width		75			75			ns
t <sub>WHDX</sub>	Data Hold from WE# High	2	10			10			ns
t <sub>WHAX</sub>	Address Hold from WE# High	2	10			10			ns
t <sub>WHEH</sub>	CE# Hold from WE# High		10			10			ns
t <sub>WHWL</sub>	WE# Pulse Width High		45			75			ns
t <sub>GHWL</sub>	Read Recovery before Write		0			0			ns
t <sub>WHRL</sub>	WE# High to RY/BY# Going Low				100			100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low		1			1			μs
t <sub>WHGL</sub>	Write Recovery before Read		95			120			ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t <sub>WHQV</sub> 1	Duration of Word/Byte Write Operation	4,5	5	12		5	12		μs
t <sub>WHQV</sub> 2	Duration of Block Erase Operation	4	0.3			0.3			S

## AC Characteristics for WE# - Controlled Command Write Operations <sup>(1)</sup> (Continued)

 $V_{CC}$  = 5.0  $\pm 0.25$  V,  $T_A$  = 0°C to +70°C

tvpwh V tphel F telwl C tavwh A tdvwh C twwh V twhax A twhen C twhen C twhen V twhen V twhen V twhen V twhen V twhen V twhen V twhen V			LH28	3F016Sl	JT-70	110:4
Symbol	Parameter	Notes	Min	Тур	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time		70			ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	3	100			ns
t <sub>PHEL</sub>	RP# Setup to CE# Going Low		480			ns
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		0			ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	2,6	50			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2,6	50			ns
t <sub>WLWH</sub>	WE# Pulse Width		40			ns
t <sub>WHDX</sub>	Data Hold from WE# High	2	0			ns
t <sub>WHAX</sub>	Address Hold from WE# High	2	10			ns
t <sub>WHEH</sub>	CE# Hold from WE# High		10			ns
twhwL	WE# Pulse Width High		30			ns
t <sub>GHWL</sub>	Read Recovery before Write		0			ns
t <sub>WHRL</sub>	WE# High to RY/BY# Going Low				100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low		1			μs
twhgl	Write Recovery before Read		60			ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			μs
t <sub>WHQV</sub> 1	Duration of Word/Byte Write Operation	4,5	4.5	8		μs
t <sub>WHQV</sub> 2	Duration of Block Erase Operation	4	0.3			s

### NOTES:

CE# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going Low or the first of CE<sub>0</sub># or CE<sub>1</sub># going High.

- 1. Read timing during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Word/Byte write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of WE# for all Command Write operations.

# AC Characteristics for WE# - Controlled Command Write Operations <sup>(1)</sup> (Continued)


 $V_{CC}$  = 5.0  $\pm 0.5$  V,  $T_A$  = 0°C to +70°C

	_		LH28	BF016SL	JT-70	LH28	8F016S	JT-10	
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time		80			100			ns
t <sub>∨PWH</sub>	V <sub>PP</sub> Setup to WE# Going High	3	100			100			ns
t <sub>PHEL</sub>	RP# Setup to CE# Going Low		480			480			ns
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		0			0			ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	2,6	50			50			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2,6	50			50			ns
t <sub>WLWH</sub>	WE# Pulse Width		50			50			ns
t <sub>WHDX</sub>	Data Hold from WE# High	2	0			0			ns
t <sub>WHAX</sub>	Address Hold from WE# High	2	10			10			ns
t <sub>WHEH</sub>	CE# Hold from WE# High		10			10			ns
t <sub>WHWL</sub>	WE# Pulse Width High		30			50			ns
t <sub>GHWL</sub>	Read Recovery before Write		0			0			ns
t <sub>WHRL</sub>	WE# High to RY/BY# Going Low				100			100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low		1			1			μs
t <sub>WHGL</sub>	Write Recovery before Read		65			80			ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t <sub>WHQV</sub> 1	Duration of Word/Byte Write Operation	4,5	4.5	8		4.5	8		μs
t <sub>WHQV</sub> 2	Duration of Block Erase Operation	4	0.3			0.3			S

### NOTES:

CE# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going Low or the first of CE<sub>0</sub># or CE<sub>1</sub># going High.

- 1. Read timing during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Word/Byte write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of WE# for all Command Write operations.



# Figure 13. AC Waveforms for Command Write Operations

# 5.9 AC Characteristics for CE# - Controlled Command Write Operations <sup>(1)</sup>

 $V_{CC}$  = 3.3 V  $\pm 0.3$  V,  $T_A$  = 0°C to + 70°C

			LH28	BF016SL	JT-70	LH28	BF016SI	JT-10	Unit
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time		120			150			ns
t <sub>PHWL</sub>	RP# Setup to WE# Going Low		480			480			ns
t <sub>VPEH</sub>	V <sub>PP</sub> Setup to CE# Going High	3	100			100			ns
t <sub>WLEL</sub>	WE# Setup to CE# Going Low		0			0			ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	2,6	75			75			ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	2,6	75			75			ns
t <sub>ELEH</sub>	CE# Pulse Width		75			75			ns
t <sub>EHDX</sub>	Data Hold from CE# High	2	10			10			ns
t <sub>EHAX</sub>	Address Hold from CE# High	2	10			10			ns
t <sub>EHWH</sub>	WE# Hold from CE# High		10			10			ns
t <sub>EHEL</sub>	CE# Pulse Width High		45			75			ns
t <sub>GHEL</sub>	Read Recovery before Write		0			0			ns
t <sub>EHRL</sub>	CE# High to RY/BY# Going Low		0		100	0		100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
t <sub>PHEL</sub>	RP# High Recovery to CE# Going Low		1			1			μs
t <sub>EHGL</sub>	Write Recovery before Read		95			120			ns
t <sub>QVVL</sub>	VPP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t <sub>EHQV</sub> 1	Duration of Word/Byte Write Operation	4,5	5	12		5	12		μs
t <sub>EHQV</sub> 2	Duration of Block Erase Operation	4	0.3			0.3			s

### AC Characteristics for CE# - Controlled Command Write Operations <sup>(1)</sup> (Continued)

 $V_{CC}$  = 5.0 V  $\pm 0.25$  V,  $T_A$  = 0°C to + 70°C

Symbol t <sub>AVAV</sub> t <sub>PHWL</sub> t <sub>VPEH</sub> t <sub>WLEL</sub>			LH28	3F016Sl	016SUT-70	
Symbol	Parameter	Notes	Min	Тур	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time		70			ns
t <sub>PHWL</sub>	RP# Setup to WE# Going Low	3	480			ns
t <sub>VPEH</sub>	V <sub>PP</sub> Setup to CE# Going High	3	100			ns
t <sub>WLEL</sub>	WE# Setup to CE# Going Low		0			ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	2,6	50			ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	2,6	50			ns
t <sub>ELEH</sub>	CE# Pulse Width		40			ns
t <sub>EHDX</sub>	Data Hold from CE# High	2	0			ns
t <sub>EHAX</sub>	Address Hold from CE# High	2	10			ns
t <sub>EHWH</sub>	WE# Hold from CE# High		10			ns
t <sub>EHEL</sub>	CE# Pulse Width High		30			ns
t <sub>GHEL</sub>	Read Recovery before Write		0			ns
t <sub>EHRL</sub>	CE# High to RY/BY# Going Low				100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
t <sub>PHEL</sub>	RP# High Recovery to CE# Going Low		1			μs
t <sub>EHGL</sub>	Write Recovery before Read		60			ns
t <sub>QVVL</sub>	VPP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			μs
t <sub>EHQV</sub> 1	Duration of Word/Byte Write Operation	4,5	4.5	8		μs
t <sub>EHQV</sub> 2	Duration of Block Erase Operation	4	0.3			s

### NOTES:

CE# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going Low or the first of CE<sub>0</sub># or CE<sub>1</sub># going High.

- 1. Read timing during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Word/Byte write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of CE# for all Command Write Operations.

# AC Characteristics for CE# - Controlled Command Write Operations <sup>(1)</sup> (Continued)

 $V_{CC}$  = 5.0 V ±0.5 V,  $T_A$  = 0°C to + 70°C


	_		LH28	BF016SL	JT-70	LH28	BF016SI	JT-10	
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time		80			100			ns
t <sub>PHWL</sub>	RP# Setup to WE# Going Low	3	480			480			ns
t <sub>VPEH</sub>	V <sub>PP</sub> Setup to CE# Going High	3	100			100			ns
t <sub>WLEL</sub>	WE# Setup to CE# Going Low		0			0			ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	2,6	50			50			ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	2,6	50			50			ns
t <sub>ELEH</sub>	CE# Pulse Width		50			50			ns
t <sub>EHDX</sub>	Data Hold from CE# High	2	0			0			ns
t <sub>EHAX</sub>	Address Hold from CE# High	2	10			10			ns
t <sub>EHWH</sub>	WE# Hold from CE# High		10			10			ns
t <sub>EHEL</sub>	CE# Pulse Width High		30			50			ns
t <sub>GHEL</sub>	Read Recovery before Write		0			0			ns
t <sub>EHRL</sub>	CE# High to RY/BY# Going Low				100			100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
t <sub>PHEL</sub>	RP# High Recovery to CE# Going Low		1			1			μs
t <sub>EHGL</sub>	Write Recovery before Read		65			80			ns
t <sub>QVVL</sub>	VPP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t <sub>EHQV</sub> 1	Duration of Word/Byte Write Operation	4,5	4.5	8		4.5	8		μs
t <sub>EHQV</sub> 2	Duration of Block Erase Operation	4	0.3			0.3			S

### NOTES:

CE# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going Low or the first of CE<sub>0</sub># or CE<sub>1</sub># going High.

- 1. Read timing during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Word/Byte write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of CE# for all Command Write Operations.





### Figure 14. Alternate AC Waveforms for Command Write Operations

# 5.10 AC Characteristics for Page Buffer Write Operations <sup>(1)</sup>

 $V_{CC}$  = 5.0 V ±0.25 V,  $T_A$  = 0°C to + 70°C

Symbol	<b>-</b>		LH28	LH28F016SUT-70			LH28F016SUT-10		
	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time		120			150			ns
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		10			10			ns
t <sub>AVWL</sub>	Address Setup to WE# Going Low	3	0			0			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2	75			75			ns
t <sub>WLWH</sub>	WE# Pulse Width		75			75			ns
t <sub>WHDX</sub>	Data Hold from WE# High	2	10			10			ns
t <sub>WHAX</sub>	Address Hold from WE# High	2	10			10			ns
t <sub>WHEH</sub>	CE# Hold from WE# High		10			10			ns
t <sub>WHWL</sub>	WE# Pulse Width High		45			75			ns
t <sub>GHWL</sub>	Read Recovery before Write		0			0			ns
t <sub>WHGL</sub>	Write Recovery before Read		95			120			ns

### NOTES:

CE# is defined as the latter of CE\_0# or CE\_1# going Low or the first of CE\_0# or CE\_1# going High.

1. These are WE#-controlled write timings, equivalent CE#-controlled write timings apply.

2. Sampled, but not 100% tested.

3. Address must be valid during the entire WE# Low pulse.

# AC Characteristics for Page Buffer Write Operations<sup>(1)</sup> (Continued)

 $V_{CC}$  = 3.3 V  $\pm 0.3$  V,  $T_A$  = 0°C to + 70°C

Symbol	Demonster	Nataa	LH28	LH28F016SUT-70			LH28F016SUT-10		
	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time		80			100			ns
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		0			0			ns
t <sub>AVWL</sub>	Address Setup to WE# Going Low	3	0			0			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2	50			50			ns
t <sub>WLWH</sub>	WE# Pulse Width		50			50			ns
t <sub>WHDX</sub>	Data Hold from WE# High	2	0			0			ns
t <sub>WHAX</sub>	Address Hold from WE# High	2	10			10			ns
t <sub>WHEH</sub>	CE# Hold from WE# High		10			10			ns
t <sub>WHWL</sub>	WE# Pulse Width High		30			50			ns
t <sub>GHWL</sub>	Read Recovery before Write		0			0			ns
t <sub>WHGL</sub>	Write Recovery before Read		65			80			ns

### $V_{CC} = 5.0 V \pm 0.5 V$ , $T_{A} = 0^{\circ}C to + 70^{\circ}C$

Symbol	Parameter	Notes	LH28F16SU	LH28F16SUT-70		LH28F016SUT-		JT-10	·10 Unit
	Falameter	NOICES	Min	Тур	Max	Min	Тур	Max	Onic
tavav	Write Cycle Time		80			100			ns
telwl	CE# Setup to WE# Going Low		0			0			ns
tavwl	Address Setup to WE# Going Low	3	0			0			ns
tD∨WH	Data Setup to WE# Going High	2	50			50			ns
twLwH	WE# Pulse Width		50			50			ns
twhdx	Data Hold from WE# High	2	0			0			ns
twhax	Address Hold from WE# High	2	10			10			ns
twhen	CE# Hold from WE# High		10			10			ns
twnwL	WE# Pulse Width High		30			30			ns
<b>t</b> GHWL	Read Recovery before Write		0			0			ns
twhgl	Write Recovery before Read		65			80			ns

### NOTES:

CE# is defined as the latter of CE\_0# or CE\_1# going Low or the first of CE\_0# or CE\_1# going High.

1. These are WE#-controlled write timings, equivalent CE#-controlled write timings apply.

2. Sampled, but not 100% tested.

3. Address must be valid during the entire WE# Low pulse.




Figure 15. Page Buffer Write Timing Waveforms

### 5.11 Erase and Word/Byte Write Performance

 $V_{CC}$  = 3.3 V  $\pm 0.3$  V,  $T_A$  = 0°C to + 70°C

Symbol	Parameter	Notes	Min	<b>Typ</b> <sup>(1)</sup>	Max	Units	Test Conditions
t <sub>WHRH</sub> 1	Word/Byte Write Time	2		12		μs	
t <sub>WHRH</sub> 2	Block Write Time	2		0.8	2.1	s	Byte Write Mode
t <sub>WHRH</sub> 3	Block Write Time	2		0.4	1.0	S	Word Write Mode
	Block Erase Time	2		0.9	10	S	
	Full Chip Erase Time	2		28.8		s	

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ T}_{A} = 0^{\circ}\text{C} \text{ to} + 70^{\circ}\text{C}$ 


Symbol	Parameter	Notes	Min	Тур <sup>(1)</sup>	Max	Units	Test Conditions
t <sub>WHRH</sub> 1	Word/Byte Write Time	2		8		μs	
t <sub>WHRH</sub> 2	Block Write Time	2		0.54	2.1	S	Byte Write Mode
t <sub>WHRH</sub> 3	Block Write Time	2		0.27	1.0	S	Word Write Mode
	Block Erase Time	2		0.7	10	S	
	Full Chip Erase Time	2		22.4		s	

NOTES:

1.  $25^{\circ}$ C, V<sub>PP</sub> = 5.0V.

2. Excludes System-Level Overhead.

### PACKAGE DIAGRAM



56-Lead TSOP

### **ORDERING INFORMATION**

